

SPECIFICATION
TITLE OF THE INVENTION
METHOD FOR IMPROVING THE PERFORMANCE OF
3-DIMENSIONAL CONCATENATED PRODUCT CODES

5

BACKGROUND OF THE INVENTION

The capacity of optical transmission systems has rapidly increased in the last several years. The ability to upgrade a low bitrate system to a higher bitrate system by improving the optical components and compensating the limiting physical effects was the key for achieving system evolution.

10 The introduction of error control coding (ECC, FEC) was a very efficient tool that successfully improved the performance and reliability of digital data transmission. Adding redundancy check bits to the information bits and advanced decoding provides the possibility of increasing the transmission distance and further makes the system more robust to adverse conditions impairing transmission performance such as
15 temperature variations and acoustic vibrations. Because of complexity reasons, hard decoding is preferred to soft decoding. Codes like Bose-Chaudhuri Hocquenghem codes (BCH) or extended BCH codes, which can be implemented easily, are preferred. To improve coding gain, concatenated codes are used. But this group of codes is very sensitive when special error patterns are received. Those error patterns cannot be
20 corrected and, thus, lead to an increase of the bit error rate (error flaring).

The basics of product coding are explained in "Prufbare und korrigierbare Codes" W. Wesley Peterson, Oldenburg Verlag 1967, Seiten 117- 123.

Also, 3-dimensional product codes can be used for further improvement. Each bit and, therefore, each error participates in three equations .

25 This present invention is directed to a method for improving the performance of 3-dimensional concatenated product codes and for the reduction of the error flaring.

SUMMARY OF THE INVENTION

The present invention provides a method for improving the bit error rate (BER) and, therefore, the coding gain. This is achieved by applying an encoding procedure,
30 then interleaving the information bits and (at least a group of) check bits and finally applying an inner encoding procedure, whereby at least one of the codes is a 3-dimensional product code. The best performance is gained with a 3-dimensional

outer product code, an interleaver according to the present invention and an inner 3-dimensional outer product code.

The interleaver should be achievable with low design complexity and memory requirement.

5 Applying the described interleaving procedure both on columns and rows and regarding the first layer of a 3-dimensional code, the interleaver breaks the error bursts in rows and in columns of the layer.

If the interleaving is different in each of the layers having the same orientation, even the “error burst” in the third dimension is broken.

10 Another advantageously interleaving method is the shifting of the parallel layers of the code matrix by different bits and the shifting the rows or columns by different numbers.

15 In order to achieve an easy implementable interleaver, for example, the first column of a first layer of the 3-dimensional code remains unchanged and the elements (bits) of the following columns are cyclically shifted by one, two, three, etc. positions, so that the elements of the first row are translated into diagonal elements by the interleaver. Then, after this first interleaving step, the positions of the elements of the first row remain unchanged and the elements of the following rows are shifted by one, two, three etc. positions.

20 For the following layer, the position of the elements of the first row are shifted by one position and the elements of the following rows by 2, 3, 4, etc. positions (columns, rows and layers can be interchanged).

25 Another interleaving procedure starts shifting the layers by 1, 2, 3, etc. positions and proceeds with shifting of rows or columns rectangularly oriented to the layers by 0, 1, 2, 3, etc. positions.

For the three dimensional code, a BCH-code with one or two error correction capability is preferred.

30 Additional features and advantages of the present invention are described in, and will be apparent from, the following Detailed Description of the Invention and the Figures.

BRIEF DESCRIPTION OF THE FIGURES

Figure 1 shows a schematic of a concatenated coding system.

Figure 2 shows a schematic of a three-dimensional product code.

Figure 3 shows a permanent error-pattern.

5 Figure 4 shows exemplary elements of a code matrix.

Figure 5 shows an example of a shift procedure.

Figure 6 shows exemplary elements of a code matrix and an interleaved code matrix according to Figure 6.

10 Figure 7 shows exemplary elements of a code matrix and an interleaved code matrix.

Figure 8 shows a second example for an interleaved code matrix.

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 shows a schematic of a transmission system with a concatenated code implementation. The information bits “a” are fed to the input 1 of an outer encoder 2, which is the first element of a serial concatenation including an interleaver 3 and an inner encoder 4. At least one of the codes is a 3-dimensional product code, whereas the other code can be either a 1- or 2-dimensional product code. For optimal success, however, the outer and the inner code should be 3-dimensional product codes.

The information bits “a” and the generated check bits “c” are fed to a modulator 5, which converts the bits into physical signals “s” being transmitted over the transmission path 6 to a demodulator 7 at the receiving side. Because of the non-ideal transmission path the signals are disturbed by signal impairments SI; e.g., external perturbations or physical effects of the transmission path. The demodulator 7 converts the received signals into (binary) bits “r”, which are fed to a serial concatenation of an inner decoder 8, a deinterleaver (inverse interleaver) 9 and an outer decoder 10. The corrected information bits a COR are emitted at the output 11.

In Figure 2, a code matrix of a three-dimensional product code is shown, which may be generated by the outer encoder 2. The code matrix has the dimension of $N \times N \times N$ bits and contains $K \times K \times K$ information bits, with the generated check bits C_R , C_C and C_T allowing the correction of at least one error for each code vector (columns or row).

The information bits and the check bits form code vectors $V_{i,j}$; $v_{i,k}$; $v_{j,k}$, with each code vector $V_{i,j}$; $V_{i,k}$; $V_{j,k}$ containing a string of the adjoining information bits $(a_{i,j,f(k)}; a_{i,f(j),k}; a_{f(i),j,k})$ and adjoining check bits $C_T = c_{i,j,f(k)}$; $C_C = c_{i,f(j),k}$; $C_R = c_{f(i),j,k}$. For example, the code vector $V_{i,k}$ contains the information bits $a_{f(i),i,k}$, where $j, k = \text{constant}$

5 and for all $i = 1 - K$ bits, and the checkbits $C_R = c_{f(i),j,k}$ for $i = (K+1) - N$ and $j, k = \text{constant}$.

Checks on check-bits C_C can be used for checking the checkbits. Of course, a non-square code word matrix and also different codes can be used for rows and columns. The indices of the code elements, information and check bits are

10 consecutively numbered for each dimension.

In Figure 3 an example of a permanent 8-error-event for a product code with one-error-correcting codes as component codes is shown. In case of two errors in one row or one column, a one-error-correcting code is overloaded and its decoder will, with high probability, add new errors. In the shown 8-error-event, the product code

15 also will be overloaded because two errors occur in all relevant code vectors. Hence, the errors never will be corrected by the product code alone, no matter how many iterations are used. The error pattern is permanent and leads to error flaring. For component codes that can correct two or more errors, corresponding permanent error patterns exist.

20 However, such error patterns, which are permanent with regard to the product code alone, may be resolved in the overall concatenation thanks to the interleaver and the inner coding and decoding stages.

The three dimensional product code word in Figure 4 is now considered. The code elements a, c are replaced by numbers, representing their original bit sequence.

25 The front of the cube shows a first X-layer X_1 (index $k = 1$, constant). The following layers (parallel slices) are numbered $X_2 - X_5$. The layers Y contains all code elements with an constant i , where i is $1 - 5$, and the layer Z contains all code elements with an constant j , where j is $1 - 5$.

Figure 5 shows one of the possible interleaving methods. The possible shift operations of code elements are described by letters X, Y, Z according to the layers and the directions for the shift of code elements or layers are indicated by ciphers 1 - 4. Regarding this first example for an interleaving process, the Y -layers

(i-constant-layers) containing code elements with a constant index i for each layer are shifted by 0, 1, 2, 3 and 4 positions. Thereafter, the code elements shown under the original code matrix are inserted in the upper part of the cube. In this example, only the elements of all the i -rows (respective Z-layers) are interleaved while the columns 5 in the j -direction direction still contain the same bits and the rows in the k -direction are unchanged.

Figure 6 shows the elementary code elements before and after this shift operation in the form of a table. Each X-layer ($k = 1, 2, 3, 4, 5$) contains 25 numbers. Only the elements of the columns of all X-layers are shifted by the same numbers, 10 while all Y-layers are respectively shifted by 0, 1, 2, 3, 4 positions in the Y2 direction. So all rows of the X-layers and all (horizontal) rows of the Z-layers (respectively Y-layers) still contain the same bits. This interleaving is not very efficient. This interleaving procedure is helpful against burst errors but ineffective against the error pattern shown in Figure 3.

15 An efficient interleaving procedure would shift the code elements different in each layer and add an additional shift procedure to interleave the code elements of the columns.

An efficient procedure is shown in Figure 7. In the first X1-layer ($k = 1$), the 20 positions of the elements in the columns 1 - 5 are shifted by 0, 1, 2, 3 and 4 positions. The positions in the rows 1 - 5 are shifted by 0, 1, 2, 3 and 4 positions.

In the next X2-layer ($k = 2$) the positions of the elements in the columns 1 - 5 are again shifted by 0, 1, 2, 3 and 4 positions, but the elements in all rows are shifted by 1, 2, 3, 4, 0 positions, etc.

25 This corresponds with first shifting all Y-layers by 0, 1, 2, 3, 4 positions according to Figure 6, then shifting the rows of the X-layers by different values, and different for each X-layer.

After complete interleaving every code vector (rows and columns) contains only one code element of the first code matrix.

Another interleaving possibility is shown in Figure 8. In a first interleaving 30 step all the Y layers are shifted in the Y1 direction (Figure 5) by 0 - 4 positions, and then the i -rows rectangular to this Y-layers are shifted by 0 to 4 positions for the first new X-layer X1, 1 to 0 positions for the second X-layer X2 (modulo N, according to

the number of shifted code elements), 2 to 1 positions for the third X-layer, etc. After complete interleaving, every code vector again contains only one code element of the first code matrix. This interleaving is a good solution for burst errors because the adjacent bits of the A, C cube are separated very well.

5 Of course, the interleaving could start with every kind of layer to reach similar results. The sequence by which the code elements are transmitted must be taken into account for burst correction abilities. Also, the sequence of shifting layers, or code elements by 0 - 4 positions (in the example) can be changed to a random sequence, but the shift procedure must be different for each layer, row or column.

10 Although the present invention has been described with reference to specific embodiments, those of skill in the art will recognize that changes may be made thereto without departing from the spirit and scope of the present invention as set forth in the hereafter appended claims.